



THE COMMISSIONER IS AUTHORIZED
TO CHARGE ANY DEFICIENCY IN THE
FEES FOR THIS PAPER TO DEPOSIT
ACCOUNT NO. 23-0975

#26 hi
7.17-83

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of : Confirmation No. 3378
Mitsuaki OSHIMA et al. : Docket No. 2000_1420
Serial No. 09/686,467 : Group Art Unit 2634
Filed October 12, 2000 : Examiner A. Le
COMMUNICATION SYSTEM :
Technology Center 2600

RECEIVED

JUL 17 2003

LETTER RE PROPOSED DRAWING AMENDMENTS

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

RESPONSE UNDER 37. CFR 1.116
EXPEDITED PROCEDURE
EXAMINING GROUP 2634


Sir:

Enclosed herewith is a photocopy of Figs. 2, 10, 17, 29, 48, 65, 67, 93, 112, 131, 138, 144, and 169 marked in red to indicate proposed drawing amendments thereto.

The Examiner is requested to approve such proposed drawing amendments. Formal drawings incorporating such amendments are filed herewith.

Respectfully submitted,

Mitsuaki OSHIMA et al.

By 
Jeffrey R. Filipek
Registration No. 41,471
Attorney for Patentees

JRF/fs
Washington, D.C. 20006-1021
Telephone (202) 721-8200
Facsimile (202) 721-8250
July 14, 2003




FIG. 10





FIG. 17






FIG. 29

FIG. 48





FIG. 65






FIG. 93






FIG. 112


SUBCHANNEL-1 (SRQAM:D1 = 2bit)




SUBCHANNEL-2 (16-SRQAM:D2 = 2bit)



SUBCHANNEL-3 (64-SRQAM:D3 = 2bit)



SUBCHANNEL-4 (256-SRQAM:D4 = 2bit)





CODE WORD-1

CODE WORD-2

CODE WORD-3

CODE WORD-4







FIG. 138



The diagram illustrates a video transmission system, divided into a TRANSMITTER (left) and a RECEIVER (right).

TRANSMITTER:

- Input Section (743):** Receives an (HDTV SIGNAL). It includes a 1st DATA STREAM INPUT (743a) and a 2nd DATA STREAM INPUT (744b). The 1st input passes through an ECC (743c), HIGH GAIN (743d), and TDM (743e) blocks. The 2nd input passes through an ECC (744a), MAL GAIN (744c), and TDM (744d) blocks.
- Video Encoders (401):** The 1st DATA STREAM INPUT (743a) is processed by a 1st VIDEO ENCODER (401a), which includes a 1-1 VIDEO ENCODER (401c) and a 1-2 VIDEO ENCODER (401d). The 2nd DATA STREAM INPUT (744b) is processed by a 2nd VIDEO ENCODER (401b).
- Trellis Encoder (744):** Receives outputs from the video encoders and the TDM blocks. It includes an ECC (744a) and a TRELLIS ENCODER (744c).
- Serial to Parallel (D2) (791a):** Receives the output from the Trellis Encoder and converts it to parallel data.
- Weighted OFDM-Modulator (852a):** Receives parallel data from the D2 block and modulates it into multiple channels (4a f1, 4b f2, 4c f3, 4d f6, 4e f7).
- IFFT (40) and D/A Converter (4e):** The modulated signal passes through an IFFT block and then a D/A Converter.
- Transmit Circuit (5a) and Up Converter (5):** The D/A Converter output is processed by an Up Converter and then a Transmit Circuit, which outputs an RF signal.

RECEIVER:

- Input Circuit (24a) and Down Converter (24):** Receives a RECEIVED SIGNAL and converts it to baseband.
- A/D Converter (40c):** Converts the baseband signal to digital.
- FFT (40a):** Processes the digital signal.
- Weighted OFDM-Demodulator (852a):** Demodulates the signal into multiple channels (45a f1, 45b f2, 45c f3, 45d f6, 45e f7).
- Serial to Parallel (D2) (791a):** Converts the demodulated signal back to parallel data.
- Video Decoders (402):** The parallel data is processed by a 1st VIDEO DECODER (402a), which includes a 1-1 VIDEO DECODER (402c) and a 1-2 VIDEO DECODER (402d), and a 2nd VIDEO DECODER (402b).
- Trellis Decoder (759a):** Receives outputs from the video decoders and the D2 block. It includes an ECC (759a) and a TRELLIS DECODER (759c).
- Output Section (758):** Receives the output from the Trellis Decoder. It includes a 1st DATA STREAM OUTPUT (758a) and a 2nd DATA STREAM OUTPUT (759b). The 1st output passes through an ECC (758c), HIGH GAIN (758d), and TDM (758e) blocks. The 2nd output passes through an ECC (759a), MAL GAIN (759c), and TDM (759d) blocks.
- Summer (757):** Combines the outputs from the 1st and 2nd DATA STREAM OUTPUT blocks to produce the final outputs: (LTV), (EDTV), and (HDTV).

FIG. 169

